

FIG. 1





FIG. 2






FIG. 6A FIG. 6B FIG. 6C	clock sh_valid slip		
FIG. 6E FIG. 6F	rd_sel_cnt X output X	X 5:b00000 X 5:b00001 X 5:b00010 X 5:b00011 X X 165:01 X 1131:661 X 1197:1321 X 1263:1981 X	

